Conditionals in SystemVerilog

There is a number of ways to